

Chapter 16


Motorola MC68HC11 Family MCU Architecture

Lesson 1

68HC11 MCU Architecture overview


CPU Registers

- ACCA and ACCB
- 16-bit Program Counter PC
- 16-bit Stack Pointer S
- 16-bit Index Registers IX and IY
- 8-bit CCR (Condition Code Register)



MCU Architecture overview

- Fully static operation- MCU clock can be reduced to 0 – being fully MOSFETs based



Stop Instruction

Performance


As per 8MHz XTL 2MHz E-Clock

- 68HC11 common 8-bit internal bus for the 16-bit addressing and 8-bit data
- Princeton architecture bus
- Bus interface for 8-bit data and instructions.
- Two interrupts – Maskable Interrupt request (IRQ) and Initialization option as unmaskable (XIRQ)
- PC initialization using reset vector FFFE_H-FFEF_H




Reset

68HC11 Architecture Overview




ACCA, ACCB, IX, IY, PC, S, CCR

64 kB of linear address space



Memory Architecture

68HC11 Family Programming Model



68HC11 Family Programming Model

- Instructions have **8** data type
- Few use 16- bit data types
- Processor operation of 16-bit data type is as per word alignment at memory in *big endian* [least significant byte stored as higher bits (address 1) of a word]

16-bit word alignment

A 16bit word in memory


Big Endian

Address

Byte1 (MSB)	Address0
Byte0 (LSB)	Address1

68HC11 Address and Data Buses


Internal and External Buses



Execution Unit- ALU

- ACCA or ACCB used as 8-bit ACC or as 16-bit ACCD (double accumulator)
- 8-bit ALU includes *multiplier* and *divide*

Execution Unit



Instruction Execution

STAGE 1

**Instruction
Fetch**

STAGE 2

**Instruction
Decode**


**STAGE
3 to n**

**Instruction
Execute**

clock
cycle (s)


Time

Internal bus



Control memory micro codes based - Implementation

Address
– x'000H




Address
– x'004H

Port PB





Address
– x'007H

Address
– x'005H



IO
IO
IO
IO
IO
IO
IO
IO




Option 1

Option 2


Option 3

Port PC

Port PD




Port PE




Expansion Mode

- Expanded Mode used for interfacing External Memory and Ports
- Expanded Mode loses Port B and Port B
- Recovered back by using 68HC24

Expansion Mode



Lost Ports Replacement Unit



Mode A=0

Mode B=1

Summary

We learnt

- 68HC11 family 8-bit processor
- PC, S, ACCA, ACCB, IX, IY, CCR
- Princeton architecture
- 8 bit data type
- Big endian 16-bit word alignment
- Two interrupts – Maskable Interrupt request (IRQ) and Initialization option as unmaskable (XIRQ)
- PC initialization using reset vector

We learnt

Internal and External Memory

Addresses-

- IO/Devices Control and Status Registers
- System Function Control Registers
- Internal RAM
- Internal ROM
- EEPROM

We learnt

Internal Devices

- TCNT with out compare, input capture,
- SPI, SCI
- RTC
- PACNT
- Port E with option of analog inputs multi channel AMUX, S/H, ADC

We learnt

Internal Devices

- Port B /A8-A15,
- Port C with DDRC / AD0-AD7/
- Port A /IC1-IC3, OC1-OC5
- Port D with DDRD/SCI/SPI Master/Slave

End of Lesson 1 on MCU Architecture overview