


Chapter 14

80x96 Family Microcontrollers

Lesson 08 Part a

80x96

Timers T1 and T2



16-bit Free running counter T1

- Gets inputs from clock (0.5 MHz) for 12 MHz XTAL
- No stop, No write for load and no reset
- Reads on instruction for store or add or other executes

16-bit Free running counter T1

Inputs period = $2 \mu\text{s}$ for 12 MHz XTAL
= $1.66 \mu\text{s}$ for 16 MHz XTAL

Free Running Timer-Counter T1 Register


T1 16-bit Register

0BH

0AH

Read upper bits

Read lower bits



16-bit Event counter T2

- Event counter T2 gets clock inputs from T2CLK pin (P2.4) or HSI.1
- IOC0.1 → 1 force reset
- Reset can also be forced by HSI.0 input capture when IOC0.0 = 1
- Resets by input T2RST pin (P2.3) when IOC0.3 → 1

T2

- T2 Increments by HSI.1 pin input when $\text{IOC0.2} = 1$,
- Increments by +ve edge HSI.1 pin input when $\text{IOC0.7} = 1$ (provided enabled by IOC0.2), else by T2CLK when $\text{IOC0.7} = 0$.
- When $\text{IOC0.5} = 1$, T2 inputs programmable +ve edge at HSI.0, +ve edge at T2CLK pin when = 0.

Timer-Count T2 Register

+ve edge or -ve edge input programmable

T2 16-bit Register

0DH

0CH

Read upper bits

Read lower bits

Summary

We learnt

- T1 Free running counter
- T1 Inputs period = $2 \mu\text{s}$ for 12 MHz XTAL
- = $1.66 \mu\text{s}$ for 16 MHz XTAL

We learnt

- T2 Input Event Counter
- T2 Increments by +ve edge HSI.1 pin input when $IOC0.7 = 1$ (provided enabled by $IOC0.2$), else by T2CLK when $IOC0.7 = 0$.
- When $IOC0.5 = 1$, T2 inputs
- T1 or T2 when overflows then if not masked interrupt occurs

End of Lesson 8 Part a on Timers – T1 and T2