

# Chapter 05: Basic Processing Units ... Control Unit Design Organization

## Lesson 05: **Instruction fetch in a data path implementation**

# Objective

- Learn a how instruction fetches from a memory address

# Transfer to Instruction Register


# Execution of an Instruction by Data Path Implementation

- Execution of an instruction can be considered as the implementation of a specific data path flow, as per the specific instruction
- The processing unit composition is as controlled data-path unit and control unit (controlling and sequencing unit)
- Control unit generates control signals to implement each step using signals  $\phi$ s

# Step before execution of an instruction

- Fetch the instruction – directly from memory or through a cache
- An instruction fetch using memory address register (MAR) and the content of the instructions in memory transfer to instruction register (IR)

# Instruction fetch into instruction register IR



# Representation of microoperation during instruction fetch

- Assume instruction at a memory address  $M[\mathbf{I}]$ , where  $\mathbf{I}$  is the address of the instruction  $\mathbf{I}$
- Step 1 in Fetch process—  
 $\text{MAR} \leftarrow \text{PC}$   
 $\text{Address\_Bus} \leftarrow \text{MAR}$
- Step 2 in Fetch process—  
 $\text{RD: Data\_Bus} \leftarrow M[\mathbf{I}]$   
 $\text{IR} \leftarrow \text{Data\_Bus}$

# **Program Counter Register Increment before initiating fetch of instruction**



# A sequence of program counter register (PC) during four instruction cycles at the processor

- A step before fetch of an instruction— transfer the PC after required increment to fetch the instruction— directly from memory or through a cache

# Sequences of microoperations in fetch process for a new cycle

- Assume that memory stores  $m$  byte words at addresses in multiple of 4
- Sequences of microoperations in fetch process for a new cycle after the program counter increment

# Steps


- Step 0:  $I = I + m$  and  $I \rightarrow PC$
- Step 1:  $MAR \rightarrow PC$  and  $PC \rightarrow \text{Address\_Bus}$
- Step 2:  $\text{Data\_Bus} \leftarrow M[I]$  and  $IR \leftarrow \text{Data\_Bus}$

# Memory storing 4 byte words at addresses in multiple of 4

- Sequences of microoperations in fetch process for a new cycle
- Step 0:  $I = I + 4$  and  $I \rightarrow PC$
- Step 1:  $MAR \rightarrow PC$  and  $PC \rightarrow \text{Address\_Bus}$
- Step 2:  $\text{Data\_Bus} \leftarrow M[I]$  and  $IR \leftarrow \text{Data\_Bus}$

# Increment of PC always happening before a fetch process of next instruction and after the previous fetch

Pervious Cycle  $k$ , New Cycle to begin



# Summary

# We Learnt

- Register transfer into IR from the memory address of instruction
- Program counter defines address to fetch a word from memory through the address register MAR and address bus signals
- Increment of PC always happening before a fetch process of next instruction and after the previous fetch

End of Lesson 05 on  
**Instruction fetch in a data path  
implementation**